System Verilog Operators & expressions
|
System Verilog Operators :
Operator Type
|
Operator Symbol
|
Operation Performed
|
Arithmetic |
* |
Multiply |
/ |
Division |
+ |
Add |
- |
Subtract |
% |
Modulus |
+ |
Unary plus |
- |
Unary minus |
Logical |
! |
Logical negation |
&& |
Logical and |
|| |
Logical or |
Relational |
> |
Greater than |
< |
Less than |
>= |
Greater than or equal |
<= |
Less than or equal |
Equality |
== |
Equality |
!= |
inequality |
Reduction |
~ |
Bitwise negation |
~& |
nand |
| |
or |
~| |
nor |
^ |
xor |
^~ |
xnor |
~^ |
xnor |
Shift |
>> |
Right shift |
<< |
Left shift |
Concatenation |
{ } |
Concatenation |
Conditional |
? |
conditional |
|
This Articles is written/submitted by puneet (Puneet Aggarwal). You can also contribute to Asicguru.com. Click here to start
|
Prev << Queues
|
Next >> Procedural statements
|