Home

System Verilog

Tutorial

Files

Main Menu

Home

System Verilog

- Tutorial

-- Introduction

-- Data Types

-- Type Casting

-- SV Arrays

-- Assoc Arrays

-- Dynamic Array

-- Queues

-- Operators

-- Procedural statements

-- Classes

-- OOP Concepts

-- Inter process communication

-- Randomization

-- Interface

-- Clocking block

-- Conststraits

-- Coverage

-- DPI

-- Regular expression

-- Files

- SV Classes

- Functional Coverage SV

- Examples

- Tools

- Links

- Books

- Interview Questions SV

Verilog

Methodologies

Open Vera

Digital Concepts

Verification Basics

Protocols

Scripting

Articles

Videos

Interview Questions

Computer Architechture

C and C++

Blog/Article

AsicGuru Blog

Tags Cloud

Ads

Usefull Sites
Know Your IP/Location
Local Information India
Free Classified India
Real Estate India

Files in system verilog

Share This Articale:

Files :

How to open a file in system verilog :

You can open a file in system verilog using the system function $fopen("filename", "mode")

integer fileid = fopen("sample.txt", "r"); if (fileid == 0) begin

$display("ERROR : CAN NOT OPEN THE FILE");

end

How to traverse or print lines of a file : To traverse a file you can simple use a while loop with call the $feof function

    while(!$feof(fileid)) begin

        string line; if($fgets(line,fileid)) begin

            $display(line);

        end

    end

This Articles is written/submitted by puneet (Puneet Aggarwal). You can also contribute to Asicguru.com. Click here to start

Prev << Regular expression

Files :

Post a comment