Conststraits In System Verilog :

Purely random stimulus takes too long to do something interesting. Using the constraints we can restrict the variable value in a insteresting subset. We can specify the interesting subset of all possible stimulus with constraint blocks

This Articles is written/submitted by puneet (Puneet Aggarwal). You can also contribute to Asicguru.com. Click here to start