Home System Verilog Interview Questions SV What is callback
Main Menu
Home
System Verilog
    - Constructs
    - SV Classes
    - Functional Coverage SV
    - Examples
    - Tools
    - Links
    - Books
    - Interview Questions SV
        -- What is callback
        -- What is factory pattern
        -- Logic Reg wire
        -- Need Clocking Block
        -- Ways to avoid race
        -- Coverage Questions
        -- OOP
        -- Need of virtual interface
        -- abstract class
        -- Part 1
        -- Part 2
Verilog
Methodologies
Open Vera
Digital Concepts
Verification Basics
Protocols
Scripting
Articles
Videos
Interview Questions
Computer Architechture
C and C++
Blog/Article
AsicGuru Blog
Tags Cloud
Ads
Usefull Sites
Know Your IP/Location
Local Information India
Buy Car/Inverter Batteries
Real Estate India
Sports Accessories India
What is call back in SV
Share This Articale:

What is callback : 

According to wikipedia : A callback is a executable code which is passed as an argument to other code. It allows a lower level software level to call the a subroutine or function of a higher level layer : 

http://en.wikipedia.org/wiki/Callback_(computer_science)

Callback in system verilog or verification : Callback is mechanism of changing to behavior of a verification component such as driver or generator or monitor without actually changing to code of the component. 

A good post by Janick about callback in vmm/sv you can find here : 

http://www.vmmcentral.org/vmartialarts/?p=17

Hopefully the above link will clear the concept about callbacks. It does not leave a comment. 

Keywords : Callback  

This Articles is written/submitted by puneet (Puneet Aggarwal). You can also contribute to Asicguru.com. Click here to start


Next >> What is factory pattern

 
Login/Register
Register
Sign In
Login with :-
gmail-yahoo-twitter-facebook
| | |  
  •  
  • Bookmark
    ADS