Home System Verilog Interview Questions SV Need Clocking Block
Main Menu
Home
System Verilog
    - Constructs
    - SV Classes
    - Functional Coverage SV
    - Examples
    - Tools
    - Links
    - Books
    - Interview Questions SV
        -- What is callback
        -- What is factory pattern
        -- Logic Reg wire
        -- Need Clocking Block
        -- Ways to avoid race
        -- Coverage Questions
        -- OOP
        -- Need of virtual interface
        -- abstract class
        -- Part 1
        -- Part 2
Verilog
Methodologies
Open Vera
Digital Concepts
Verification Basics
Protocols
Scripting
Articles
Videos
Interview Questions
Computer Architechture
C and C++
Blog/Article
AsicGuru Blog
Tags Cloud
Ads
Usefull Sites
Know Your IP/Location
Local Information India
Buy Car/Inverter Batteries
Real Estate India
Sports Accessories India
What is the need of clocking blocks ?
Share This Articale:

What is the need of clocking blocks ?

- It is used to specify synchronization characteristics of the desig

- It Offers a clean way to drive and sample signals

- Provides race-free operation if input skew > 0

- Helps in testbench driving the signals at the right time

-  Features

    - Clock specification

    - Input skew,output skew

    - Cycle delay (##)

- Can be declared inside interface,module or program

Example :

Module M1(ck, enin, din, enout, dout);
 input         ck,enin;
 input  [31:0] din    ;
 output        enout  ;
 output [31:0] dout   ;
 
 clocking sd @(posedge ck);
   input  #2ns ein,din    ;
   output #3ns enout, dout;
 endclocking:sd
 
 reg [7:0] sab ;
 initial begin
   sab = sd.din[7:0];
 end
endmodule:M1
 
Keywords : block   clocking  

This Articles is written/submitted by puneet (Puneet Aggarwal). You can also contribute to Asicguru.com. Click here to start


Prev << Logic Reg wire

Next >> Ways to avoid race

 
Login/Register
Register
Sign In
Login with :-
gmail-yahoo-twitter-facebook
| | |  
  •  
  • Bookmark
    ADS