Home System Verilog Functional Coverage SV Introduction
Main Menu
Home
System Verilog
    - Constructs
    - SV Classes
    - Functional Coverage SV
        -- Introduction
        -- Covergroup
    - Examples
    - Tools
    - Links
    - Books
    - Interview Questions SV
Verilog
Methodologies
Open Vera
Digital Concepts
Verification Basics
Protocols
Scripting
Articles
Videos
Interview Questions
Computer Architechture
C and C++
Blog/Article
AsicGuru Blog
Tags Cloud
Ads
Usefull Sites
Know Your IP/Location
Local Information India
Buy Car/Inverter Batteries
Real Estate India
Sports Accessories India
Introduction
Share This Articale:

System verilog functional coverage Introduction :

Coverage is defined as the percentage of verification objectives that have been met. It is used as a metric for evaluating
the progress of a verification project in order to reduce the number of simulation cycles spent in verifying a design.

There are two type of the coverage metrics code coverage and functional Code coverage and function coverage tells the verification engineer if the test plan goals have been met or not.

The SystemVerilog functional coverage constructs enable the follow :

 

  1. Coverage of variables and expressions, as well as cross cov
  2. Automatic as well as user-defined coverage bins
  3. Associate bins with sets of values, transitions, or cross prod
  4. Filtering conditions at multiple levels
  5. Events and sequences to automatically trigger coverage sam
  6. Procedural activation and query of coverage
  7. Optional directives to control and regulate coverage

 

This Articles is written/submitted by puneet (Puneet Aggarwal). You can also contribute to Asicguru.com. Click here to start


Next >> Covergroup

 
Login/Register
Register
Sign In
Login with :-
gmail-yahoo-twitter-facebook
| | |  
  •  
  • Bookmark
    ADS