Home Open Vera Tutorial Operators
Main Menu
Home
System Verilog
Verilog
Methodologies
Open Vera
    - Tutorial
        -- Hello World
        -- Data Types
        -- Operators
        -- Control Structures
        -- Task and Functions
        -- Arrays
        -- Associative Arrays
        -- Associative Arrays
        -- Strings
        -- Files
        -- Interfaces
        -- Virtual ports and binds
        -- Concurrency
        -- Mailboxes
        -- Regions
        -- Events
        -- Semaphores
    - Examples
    - Tools
    - Links
    - Books
    - Interview Questions
Digital Concepts
Verification Basics
Protocols
Scripting
Articles
Videos
Interview Questions
Computer Architechture
C and C++
Blog/Article
AsicGuru Blog
Tags Cloud
Ads
Usefull Sites
Know Your IP/Location
Local Information India
Buy Car/Inverter Batteries
Real Estate India
Sports Accessories India
Operators and expression in open vera
Share This Articale:

Operators and expression in open vera :

 

Operator Operation
 {} Concatenation
'{}
 Concatenation left of assignment
 +-*/ Arithmetic
 ++ -- Autoincrement and autodecrement
 % Modulus
 > >= < <=
Relational 
 ! Logical negation
&& Logical AND
|| Logical OR
== Logical Equality
!= Logical inequality
=== Case equality
!== Case inquality
=?= Wild equality
!?= Wild inequality
~ Bitwise negation
& Bitwise And
&~ Bitwise NAND
| Bitwise OR
|~ Bitwise NOR
^~ Bitwise exclusive NOR
^ Bitwise exclusive OR
& Unary And
~& Unary NAND
| Unary OR
~| Unary NOR
^ Unary exclusive OR
~| Unary exclusive NOR
>> Right Shift
<< Left Shift
?: conditional
 

This Articles is written/submitted by puneet (Puneet Aggarwal). You can also contribute to Asicguru.com. Click here to start


Prev << Data Types

Next >> Control Structures

 
Login/Register
Register
Sign In
Login with :-
gmail-yahoo-twitter-facebook
| | |  
  •  
  • Bookmark
    ADS