|
Operators and expression in open vera
|
Operators and expression in open vera :
| Operator | Operation |
| {} |
Concatenation
|
'{}
|
Concatenation left of assignment
|
| +-*/ |
Arithmetic
|
| ++ -- |
Autoincrement and autodecrement
|
| % |
Modulus
|
> >= < <=
|
Relational
|
| ! |
Logical negation
|
| && |
Logical AND |
| || |
Logical OR |
| == |
Logical Equality |
| != |
Logical inequality |
| === |
Case equality |
| !== |
Case inquality |
| =?= |
Wild equality |
| !?= |
Wild inequality |
| ~ |
Bitwise negation |
| & |
Bitwise And |
| &~ |
Bitwise NAND |
| | |
Bitwise OR |
| |~ |
Bitwise NOR |
| ^~ |
Bitwise exclusive NOR |
| ^ |
Bitwise exclusive OR |
| & |
Unary And
|
| ~& |
Unary NAND
|
| | |
Unary OR
|
| ~| |
Unary NOR
|
| ^ |
Unary exclusive OR
|
| ~| |
Unary exclusive NOR
|
| >> |
Right Shift
|
| << |
Left Shift
|
| ?: |
conditional
|
| |
|
|
|
This Articles is written/submitted by puneet (Puneet Aggarwal). You can also contribute to Asicguru.com. Click here to start
|
Prev << Data Types
|
Next >> Control Structures
|
