Home Methodologies UVM Getting Started
Main Menu
Home
System Verilog
Verilog
Methodologies
    - OVM Tutorial
    - OVM Example
    - UVM
        -- Getting Started
        -- Environment Overview
    - VMM
    - VMM RAL
    - VMM Example
    - AVM Tutorial
Open Vera
Digital Concepts
Verification Basics
Protocols
Scripting
Articles
Videos
Interview Questions
Computer Architechture
C and C++
Blog/Article
AsicGuru Blog
Tags Cloud
Ads
Usefull Sites
Know Your IP/Location
Local Information India
Buy Car/Inverter Batteries
Real Estate India
Sports Accessories India
Getting started with UVM
Share This Articale:

Getting started with UVM :

To get started with UVM download it extract and try out some example give in the tarball . And then continue with the tutorial :

  • Download UVM from the accellera : http://www.accellera.org/activities/vip/
  • Direct link is http://www.accellera.org/activities/vip/uvm1.0ea.tar.gz
  • Save it and untar it in a local directory
  • Go the examples directury and try to run some example to check if everything looks fine
    • compile : vcs -f compile_vcs.f
    • Run : ./simv

    • cd uvm/examples/hello_world/uvm
    • vcs -f compile_vcs.f
    • ./simv

If everything looks fine then continue with the tutorial and if does not work the debug the installation issues.

Keywords : UVM  

This Articles is written/submitted by puneet (Puneet Aggarwal). You can also contribute to Asicguru.com. Click here to start


Next >> Environment Overview

 
Login/Register
Register
Sign In
Login with :-
gmail-yahoo-twitter-facebook
| | |  
  •  
  • Bookmark
    ADS