OVM Overview :

OVM is a open source methodology for fuctional verfication using system verilog from Mentor + Cadence. OVM combines the features from mentor's AVM and Cadence ERM Methodology. Its scalable to system level verification.

Again the question comes why methodology :

Here are the few reasons to use a standard methodolgy in designing a verifcation component.

1. It provides consistancy and uniformality in the way verifcation components are deveopled, used and connected. So a new enggineer joins the team and he knows the methodolgy the ramp up time will be reduced significalty.
2. Code reuse - more you reuse less will be the bugs
3. Use the best know and proven pratices

Benefits of Using Methodology:

1. Improves productivty
2. Increases and ensures reuseability
3. Maintainece of the verification components will be much easier because the components are standerized.
4. Independence between components. A testcase writer does not need to understand the full flow of the architecture.

This Articles is written/submitted by puneet (Puneet Aggarwal). You can also contribute to Asicguru.com. Click here to start