OVM: A Typical Verification Environment :

1. A UVC models a reusable verification component
2. In this environment, the UVC is a USB (or Ethernet) model which interfaces to the DUT
3. The UVC model includes both the master (stimulus) and slave (response) logic for that interface

This Articles is written/submitted by puneet (Puneet Aggarwal). You can also contribute to Asicguru.com. Click here to start