Home Methodologies OVM Tutorial CRV in OVM
Main Menu
Home
System Verilog
Verilog
Methodologies
    - OVM Tutorial
        -- OVM Overview
        -- CRV in OVM
        -- OVM Based Env
        -- UVC in OVM
        -- Data Item
        -- Sequence Item Macros
        -- ovm-driver
        -- OVM sequencer
        -- OVM Monitor
        -- OVM Sequences
        -- OVM build in sequences
        -- OVM Do macros
        -- OVM Test
        -- Messaging utilities
    - OVM Example
    - UVM
    - VMM
    - VMM RAL
    - VMM Example
    - AVM Tutorial
Open Vera
Digital Concepts
Verification Basics
Protocols
Scripting
Articles
Videos
Interview Questions
Computer Architechture
C and C++
Blog/Article
AsicGuru Blog
Tags Cloud
Ads
Usefull Sites
Know Your IP/Location
Local Information India
Buy Car/Inverter Batteries
Real Estate India
Sports Accessories India
Coverage driver verification or constarint random verification ovm
Share This Articale:

Coverage driver verification (CDV) or Constraint random verification :

CDV  basically combines

  1. Automated and random stimulus generation (Reduce the effor spent in creating 100's of directed test case). Adjust the seeds and constraints and generate new interesting scenarios
  2. Independent checking or self checking testbenches (Generate a valid/invalid scenario the checking will be done automatically in scoreboards)
  3. Coverage metrics (How much we are done ?? )

 

This Articles is written/submitted by puneet (Puneet Aggarwal). You can also contribute to Asicguru.com. Click here to start


Prev << OVM Overview

Next >> OVM Based Env

 
Login/Register
Register
Sign In
Login with :-
gmail-yahoo-twitter-facebook
| | |  
  •  
  • Bookmark
    ADS