Home Methodologies OVM Example Top Level
Main Menu
Home
System Verilog
Verilog
Methodologies
    - OVM Tutorial
    - OVM Example
        -- Sample DUT
        -- Sequence Item
        -- OVM Driver
        -- OVM Monitor
        -- OVM Sequencer
        -- OVM Scoreboard
        -- OVM Env
        -- OVM Env
        -- Dut Interface
        -- Top Level
        -- OVM Test
        -- OVM Sequence
    - UVM
    - VMM
    - VMM RAL
    - VMM Example
    - AVM Tutorial
Open Vera
Digital Concepts
Verification Basics
Protocols
Scripting
Articles
Videos
Interview Questions
Computer Architechture
C and C++
Blog/Article
AsicGuru Blog
Tags Cloud
Ads
Usefull Sites
Know Your IP/Location
Local Information India
Buy Car/Inverter Batteries
Real Estate India
Sports Accessories India
Top Level for OVM based testbench
Share This Articale:

Top Level for OVM based testbench :

 

`ifndef __MEM_TB_TOP__
`define __MEM_TB_TOP__


`include "dummy_dut.v"

module mem_tb_top;
    `include "mem_def.svh"
    `include "mem_if.sv"

    mem_if m_if ();
    mem_transfer t1;

    // Connect to DUT here
    dummy_dut dut ( 
        m_if.WX,
        m_if.EX,
        m_if.CLK,
        m_if.WRENX,
        m_if.A,
        m_if.D,
        m_if.Q
    );

    initial 
    begin
        $set_coverage_db_name("mem_coverage.ucdb");
        run_test ();
    end 

    // generate clock 
    initial begin
        m_if.CLK = 1; 
    end

    always 
        #5 m_if.CLK = ~m_if.CLK;

    initial 
    begin
        $display ("Starting out testbench \n");
    end 

endmodule : mem_tb_top



`endif // __MEM_TB_TOP__


This Articles is written/submitted by puneet (Puneet Aggarwal). You can also contribute to Asicguru.com. Click here to start


Prev << Dut Interface

Next >> OVM Test

 
Login/Register
Register
Sign In
Login with :-
gmail-yahoo-twitter-facebook
| | |  
  •  
  • Bookmark
    ADS