Home Methodologies OVM Example Sample DUT
Main Menu
Home
System Verilog
Verilog
Methodologies
    - OVM Tutorial
    - OVM Example
        -- Sample DUT
        -- Sequence Item
        -- OVM Driver
        -- OVM Monitor
        -- OVM Sequencer
        -- OVM Scoreboard
        -- OVM Env
        -- OVM Env
        -- Dut Interface
        -- Top Level
        -- OVM Test
        -- OVM Sequence
    - UVM
    - VMM
    - VMM RAL
    - VMM Example
    - AVM Tutorial
Open Vera
Digital Concepts
Verification Basics
Protocols
Scripting
Articles
Videos
Interview Questions
Computer Architechture
C and C++
Blog/Article
AsicGuru Blog
Tags Cloud
Ads
Usefull Sites
Know Your IP/Location
Local Information India
Buy Car/Inverter Batteries
Real Estate India
Sports Accessories India
Sample DUT for OVM based testbench
Share This Articale:

OVM Example :

A very simple memory example which explains the basic ovm concepts with a very simple memory dut. The example is compiled and simlulated with Modelsim/Questasim 6.4. It should run with VCS and NC as well.

To run the example you need to make few changes like

  1. Changing the OVM Path in the mem_comp.f file
  2. Setting up modelsim environement and changing the modelsim command etc.

You can download the full example by clicking here :

OVM Example Memory TB(ovm_example_memtb.zip)

 

DUT : TO BE ADDED (Please download the zip for the complete example)

This Articles is written/submitted by puneet (Puneet Aggarwal). You can also contribute to Asicguru.com. Click here to start


Next >> Sequence Item

Posted By : whxqq - Oct. 16, 2009, 10:27 p.m.

Hi, I can't download the zip packet. But i download ovm_example_memtb.tar.gz.

Posted By : puneet - Oct. 22, 2009, 3:58 a.m.

Hi, The tar.gz package will work fine and thanks for pointing the mistake. I have corrected the link ~Puneet

 
Login/Register
Register
Sign In
Login with :-
gmail-yahoo-twitter-facebook
| | |  
  •  
  • Bookmark
    ADS