Home Methodologies OVM Example Dut Interface
Main Menu
Home
System Verilog
Verilog
Methodologies
    - OVM Tutorial
    - OVM Example
        -- Sample DUT
        -- Sequence Item
        -- OVM Driver
        -- OVM Monitor
        -- OVM Sequencer
        -- OVM Scoreboard
        -- OVM Env
        -- OVM Env
        -- Dut Interface
        -- Top Level
        -- OVM Test
        -- OVM Sequence
    - UVM
    - VMM
    - VMM RAL
    - VMM Example
    - AVM Tutorial
Open Vera
Digital Concepts
Verification Basics
Protocols
Scripting
Articles
Videos
Interview Questions
Computer Architechture
C and C++
Blog/Article
AsicGuru Blog
Tags Cloud
Ads
Usefull Sites
Know Your IP/Location
Local Information India
Buy Car/Inverter Batteries
Real Estate India
Sports Accessories India
Interface for the DUT OVM
Share This Articale:

Interface for DUT :

 

`ifndef __MEM_IF__ `define __MEM_IF__ interface mem_if () ; logic WX; logic EX; logic CLK; logic [`DATA_SIZE-1:0] WRENX; logic [`ADDR_SIZE-1:0] A; logic [`DATA_SIZE-1:0] D; logic [`DATA_SIZE-1:0] Q; endinterface : mem_if `endif //__MEM_IF__

This Articles is written/submitted by puneet (Puneet Aggarwal). You can also contribute to Asicguru.com. Click here to start


Prev << OVM Env

Next >> Top Level

 
Login/Register
Register
Sign In
Login with :-
gmail-yahoo-twitter-facebook
| | |  
  •  
  • Bookmark
    ADS