Home Methodologies AVM Tutorial Transactor
Main Menu
Home
System Verilog
Verilog
Methodologies
    - OVM Tutorial
    - OVM Example
    - UVM
    - VMM
    - VMM RAL
    - VMM Example
    - AVM Tutorial
        -- Introduction
        -- AVM Components
        -- Analysis Port export
        -- TLM In AVM
        -- Analysis Port
        -- TLM Channels
        -- Components
        -- Transaction
        -- Transactor
        -- Environment
        -- Messaging
Open Vera
Digital Concepts
Verification Basics
Protocols
Scripting
Articles
Videos
Interview Questions
Computer Architechture
C and C++
Blog/Article
AsicGuru Blog
Tags Cloud
Ads
Usefull Sites
Know Your IP/Location
Local Information India
Buy Car/Inverter Batteries
Real Estate India
Sports Accessories India
AVM Transactor class
Share This Articale:

AVM Transactors

AVM includes examples and base classes
Users are free to use them as-is or extend them as needed
avm_stimulus: Generic constrained-random stimulus generator
Uses “factory pattern” to create randomized stimulus
User is free to modify and/or extend constraints to guide stimulus
Scoreboarding
avm_in_order_comparator
Compares two transaction streams of the same type
avm_algorithmic_comparator
Converts one transaction type to another and then compares
Drivers, responders, monitors
Several protocol-specific examples that can be used or extended

This Articles is written/submitted by puneet (Puneet Aggarwal). You can also contribute to Asicguru.com. Click here to start


Prev << Transaction

Next >> Environment

 
Login/Register
Register
Sign In
Login with :-
gmail-yahoo-twitter-facebook
| | |  
  •  
  • Bookmark
    ADS