Home Methodologies AVM Tutorial Analysis Port export
Main Menu
Home
System Verilog
Verilog
Methodologies
    - OVM Tutorial
    - OVM Example
    - UVM
    - VMM
    - VMM RAL
    - VMM Example
    - AVM Tutorial
        -- Introduction
        -- AVM Components
        -- Analysis Port export
        -- TLM In AVM
        -- Analysis Port
        -- TLM Channels
        -- Components
        -- Transaction
        -- Transactor
        -- Environment
        -- Messaging
Open Vera
Digital Concepts
Verification Basics
Protocols
Scripting
Articles
Videos
Interview Questions
Computer Architechture
C and C++
Blog/Article
AsicGuru Blog
Tags Cloud
Ads
Usefull Sites
Know Your IP/Location
Local Information India
Buy Car/Inverter Batteries
Real Estate India
Sports Accessories India
Port Export Analysis in system verilog
Share This Articale:

Analysis :

  1. Consume transactions from monitors
  2. Perform data reduction of some sort
  3. Operate at the transaction level

ScoreBoard :

  1. Checks the intended functionality of the DUT

Coverage Collector

  1. Counts things

Control :

  1. Supplies configuration information to verification components
  2. Schedules the different stimulus generators
  3. Monitors the functional coverage
    1. Are we done?
  4. Tests the state of the scoreboards
    1. To detect functional errors
  5. Design-specific component

 

This Articles is written/submitted by puneet (Puneet Aggarwal). You can also contribute to Asicguru.com. Click here to start


Prev << AVM Components

Next >> TLM In AVM

 
Login/Register
Register
Sign In
Login with :-
gmail-yahoo-twitter-facebook
| | |  
  •  
  • Bookmark
    ADS