|
Port Export Analysis in system verilog
|
Analysis :
- Consume transactions from monitors
- Perform data reduction of some sort
- Operate at the transaction level
ScoreBoard :
- Checks the intended functionality of the DUT
Coverage Collector
- Counts things
Control :
- Supplies configuration information to verification components
- Schedules the different stimulus generators
- Monitors the functional coverage
- Are we done?
- Tests the state of the scoreboards
- To detect functional errors
- Design-specific component
|
|
This Articles is written/submitted by puneet (Puneet Aggarwal). You can also contribute to Asicguru.com. Click here to start
|
Prev << AVM Components
|
Next >> TLM In AVM
|