Home Home
Main Menu
System Verilog
Open Vera
Digital Concepts
Verification Basics
Interview Questions
Computer Architechture
C and C++
AsicGuru Blog
Tags Cloud
Usefull Sites
Know Your IP/Location
Local Information India
Buy Car/Inverter Batteries
Real Estate India
Sports Accessories India
Tutorials on System verilog, Verilog, Open Vera, Verification, OVM, VMM, AXI, OCP
Share This Articale:

Welcome to AsicGuru.com

On Asicguru.com You will find some good material related to Asic Design and Verification. Here you will some good tutorials, examples on

  1. System Verilog Tutorial - In System Verilog Section you will find tutorials on Sytem verilog constructs, Classes, OOPS, Functional Coverage, Interface, examples etc
    1. System Verilog Classes and OOPS concepts
    2. Functional Coverage
    3. Randomization
    4. Interfae
  2. Open Vera - In Open Vera Secion you will find tutorial on open vera language, contstructs, arrays, classes, interfaces etc
  3. Verification Methodologies
    1. OVM Tutorial (Open Vera Methodology)
    2. VMM Tutorial (Verification manual methodology)
  4. Verilog
  5. Verification Basics
  6. Scripting Tutorial - Perl, Python
    1. Perl Tutorial
    2. Makefile
    3. Bash
    4. Python

This site is maintained by Puneet Aggarwal from Bangalore, India. I am working as Senior Design Engineer with AMD. I have done BTech in computer engg. from Kurukshetra University. Any comments or feeback please write to me at er.punit at gmail.com.

Click here to view my linked in profile : http://in.linkedin.com/in/puneetworld

Some sections of site are still incomplete and some of them need to be reviewed. If you can help me out with something please do drop me a mail at er.punit at gmail.com. 

Index :

Posted By : LnddMiles - July 27, 2009, 6:29 a.m.

Pretty cool post. I just stumbled upon your blog and wanted to say that I have really liked reading your blog posts. Anyway I’ll be subscribing to your blog and I hope you post again soon!

Posted By : Gopi Krishna - Nov. 10, 2009, 6:11 a.m.

Very good site you made , the site is very will organized and very informative. Just want to take this moment and thank you for putting up a great site with a wealth of information. Much appreciated! Regards, Gopi Krishna www.testbench.in

Posted By : Parag - June 19, 2010, 12:56 p.m.

Hello Puneet, Probably, there needs to be a correction. OVM Tutorial (Open Vera Methodologie) It's Open Verification Methodology Parag

Posted By : Ankit - July 21, 2010, 12:37 a.m.

Very good site you made! This site is very well organized and informative too.. I am sure the information which you have published in site are useful for ASIC Engineers. Regards, Ankit Gopani (ASIC with Ankit) www.asicwithankit.blogspot.com

Sign In
Login with :-
| | |  
  • Bookmark