Home Articles Verification Coverage Model in SystemVerilog TestBench
Main Menu
System Verilog
Open Vera
Digital Concepts
Verification Basics
    - Design
    - Verification
        -- Pass Fail Messages in TestBench with Color !
        -- Do not rely on illegal_bins
        -- Coverage Model in SystemVerilog TestBench
        -- Sr Design Engineer
        -- north face soft shell jackets,womens north face jackets
        -- Cheap Louboutin Pumps
        -- quinceanera dresses,quinceanera gowns,best quinceanera dress
        -- Christian louboutin Pumps NIB Black CL02067 [CL02067] - $139.00
        -- Tiffany Outlet Necklaces Two Tone Feather Link [2023] - $59.00 :
        -- belstaff jackets
        -- Mens Nike Air Max 95 Shoes Red Grey [nike276] - $66.99 :
        -- All Products : LV sale,cheap LV handbags,Louis Vuitton online,Replica Louis Vuitton Handbags,Louis V
        -- All Products :
        -- Links Of London Bookworm Charm [1075] - $31.93 :
        -- cheap Pandora Earrings
        -- Armani Fashion Watches :
        -- Tory Burch patent leather fastener flat brown [20110333] - $179.98
        -- discount tiffany jewelry
        -- rolex daytona online
        -- Monster Beats By Dre Graffiti Limited Edition Headphones Red [monster043] - $179.90 :
        -- Christian Louboutin Nitoinimoi Bandage Ankle Boots CL01051 [CL01051] - $167.00 :
        -- discount Swarovski Beads
        -- Detroit Pistons jerseys,NBA ALL STAR jerseys,buy Detroit Pistons jerseys,wholesale Detroit Pistons j
        -- ARTIX :
        -- Pandora sets 121 [pandora1235] - $68.62 :
        -- tiffany necklaces,tiffany necklaces online,tiffany necklaces sale,cheap tiffany necklaces,discount t
        -- Replica Jaquet Droz Complication La Chaux-de-Fonds - Chrono Monopoussoir J007634201 watch [J00763420
        -- Tiffany Necklaces Jewelry Silver Lozenges Chaining Necklace [TiffanyNecklaces_654] - $45.03 :
        -- tiffany jewelry online
        -- A-line Wedding Dresses, A-line bridal gowns, A-line wedding gowns, cheap A-line Wedding Dresses, A-l
        -- Replica Ebel Brasilia watches,fake Ebel Brasilia watches,cheap Ebel Brasilia watches,Ebel Brasilia w
        -- Christian Louboutin Discount
        -- purchase designer handbags
        -- Replica NEW GUCCI 112 THE TWIRL WOMEN YA112422 WATCH [YA112422] - $210.00 :
        -- Womens Nike Air Max 90 Shoes White Red Blue Green Yellow [nike1406] - $65.99 :
        -- Gucci Rings,cheap Gucci Rings,buy Gucci Rings,discount Gucci Rings,Gucci Rings online,Gucci Rings ou
        -- Shipping & Returns : Moonwigs.com, cheap wigs,discount wig,lace wigs wholesale
        -- buy A. Lange & Sohne Watches
        -- NFL Jerseys,cheap NFL Jerseys,Cheap NFL Jersey,Throwback NFL Jerseys,authentic NFL jerseys,football
        -- Christian Louboutin Josefa 120 Platform Sandals - $149.99 : Christian Louboutin Online, Christian Lo
        -- new dresses
        -- Swarovski Charms,Swarovski Charms sale,Swarovski Charms online,Swarovski Charms outlet,wholesale Swa
        -- Alexander McQueen Sandals
        -- Tiffany Sterling Silver Gatelink Rings [4063] - $79.00 :
        -- Tiffany Bangles Open Small In Silver - $53.56 : tiffanycompany.org, Tiffay Outlet,Tiffany On Sale,Ti
        -- Replica 101G ROUND MENS Watch YA101340 [YA101340] - $183.00 :
        -- Tiffany Jewelry Bangles Silver Sting Inlaid Silver Bead [TiffanyBracelets_283] - $46.12 :
        -- Tiffany Charms Jewelry D Shaped Lock Silver Charm [TiffanyCharms980008] - $35.01 :
        -- designer handbags outlet
        -- Pure Silver Double-beads Bent Champagne Swarovski Bracelets [zi492198] - $69.98 :
        -- bob blond custom wigs - $216.00 : Moonwigs.com, cheap wigs,discount wig,lace wigs wholesale
        -- Youth AC Milan 10/11 Home Red Replica Soccer Jerseys and Shorts #16 FLAMINI [SoccerJerseys7867] - $2
        -- Moncler men cowskin high Casual shoes coffee [100026] - $239.99 :
        -- nike tailwind 2010
        -- Links Of London Friendship Bracelet Green Pink Double Wrap [1194] - $54.38 :
        -- Pandora 2 Double Charms Bracelet [pandora032] - $75.99 :
        -- Replica NEW LONGINES LUNGOMARE L3. LADIES MINI WATCH [L3.] - $180.00 :
        -- Tiffany & Co Fish drop Set [tiffany1259] - £86.90 :
        -- JUICY COUTURE CHARM BRACELET JCM0154-GG [JCM0154-GG] - $38.96 :
        -- fake Tissot Sport watches
        -- UGG Classic Cardy
        -- Filmy cutter Roll forming machine - Hangzhou Roll Forming Machinery Co.,Ltd.
        -- Manolo Blahnik Suede & Snake Pumps [shoe18192] - $129.98
        -- Tiffany Love & Kisses Bangles TPP1010 [tiffany1501] - $51.76 :
        -- gucci replica handbags
        -- North Face Women's Shoes, North Face Shoes
        -- tiffany and co rings,Tiffany Silver Rings,tiffany rings,tiffany rings cheap,tiffany ring
        -- Tiffany Open Heart drop earrings - $42.93 : tiffanycompany.org, Tiffay Outlet,Tiffany On Sale,Tiffan
        -- Specials :
        -- NFL Women Jersey, women jerseys, authentic women football jerseys,wholesale NFL Women Jersey,cheap N
Interview Questions
Computer Architechture
C and C++
AsicGuru Blog
Tags Cloud
Usefull Sites
Know Your IP/Location
Local Information India
Buy Car/Inverter Batteries
Real Estate India
Sports Accessories India
Coverage Model in SystemVerilog TestBench
Share This Articale:

Coverage model in System Verilog Test Bench:

I am back after a long time ! Here I would like to share my experience on coverage model in System Verilog..

There are different ways to define verification plans. I have worked with different organization where I have been involved in verification activities with different approaches. There are two main questions which each verification engineer needs to take care, which are “What to verify” and “How to verify”. I would try my level best to explain it in details with my experiences. Hope you enjoy this technical writeup.

Success of a verification relies heavily on the completeness and accurate implementation of a verification plan. A good verification plan contains resource usage and estimated schedule.There are different ways to define verification plans, such as a spreadsheet, a simple document or text file in some cases. It depends on company to company as way of following a process may be different.

What to verify and how to verify are the major two things which each verification engineer has to think before starting actual verification.

First of all engineer has to clearly defined features to verify in feature extraction phase. And then after defining what exactly need to be verified, engineer has to define how to verify them.

There are two approaches in current industries to make sure that verification is done using Assertions and Functional Coverage. You might have heard about the different methodologies like CDV, RVM, VMM, AVM, OVM and UVM etc... Methodologies are nothing but a flexibility for verification engineers. Using methodologies engineer can reuse and and utilize the power of base classes and the features in a different way. Its a beauty of each methodologies we have been using. I am not denying the that without methodologies we could not make sure on confidence of verification environment, we could. As we know now a days SoCs and ASICs are becoming complex and complex each day, verification engineers ending up with thousands of scenarios with complexity of environment, so in this case methodologies have helped us in utilizing the power of features and functionality of methodologies. I have worked on RVM, VMM and OVM too... I have realized that each methodologies have their own strong features and re-usability. Any way, I would try my best to come up with an detail writeup on methodologies ! Hope I should be able to come up soon :-)

As I have mentioned there are two approaches in current industries to make sure that verification is done. Those are 1. Assertions 2. Coverage. Thats where AIPs (Assertion IPs) and VIPs (Verification IPs) came in to picture.

1. Assertions :

Assertions are primarily used to validate the behavior of a design. ("Is it working correctly?") They may also be used to provide functional coverage information for a design ("How good is the test?"). Assertions can be checked dynamically by simulation, or statically by a separate property checker tool – i.e. a formal verification tool that proves whether or not a design meets its specification. Such tools may require certain assumptions about the design’s behavior to be specified. There are two types of Assertions:

Immediate Assertions

Immediate assertions are procedural statements and are mainly used in simulation. An assertion is basically a statement that something must be true, similar to the if statement. The difference is that an if statement does not assert that an expression is true, it simply checks that it is true, e.g.:

if (P == Q) ... // Simply checks if P equals Q

assert (P == Q); // Asserts that P equals Q; if not, an error is generated

We can print pass statements using $display, we can print fail statement using $error.


assert (P == Q) $display ("OK. P equals Q");

else $error("Error Message");

Please note that we can omit the pass statement and still have a fail statement:


assert (P == Q) else $error("Error Message");

Concurrent Assertions :

Concurrent assertions are used to check behaviour such as this. These are statements that assert that specified properties must be true. For example,

assert property (!(Read && Write));

It means, expression Read and Write is never true at any point during the simulation.
Properties can be build using the sequences too.

Coverage Model :

As I have explaing above that SoCs and ASICs are becoming complex and complex each day ! The main concerns for industries are :

  1. How do they close verification ?

  2. How can they say , they are done ?

  3. How can they make sure they have stimulated each possibilities ?

To answers these questions, they came up with languages called system verilog with the concept of functional coverage. This concept is mainly used to make sure accurate configurability.

All our current day methodologies have brought in the concept of re-usability of the agents such as BFM’s and monitors across projects. An engineer also creates a coverage model in order to provide the management with a picture of the verification activity status.

Using the strong constructs called covergroup, coverpoint, bins, cross coverage and class concept engineers are easily develops coverage model to generate functional covergare report after they run each simulation. Coverage reports gives us a lot of information in detail in pictorial view as well as in text formate too (based on the tools which you are using).

Its very important and individual should write functional coverage very accurately. I have mentioned some tips on writing functional coverage. Please read my article http://asicwithankit.blogspot.com/2010/03/dont-rely-on-illegalbins-for-checking.html ( which has been published by two most popular websites www.testbench.in and www.asicguru.com)

Hope you have enjoyed this article ! Please shoot me an email or post a comment if you have good thought on this points or you have any questions which you want to discuss.

Enjoy !

ASIC With Ankit


Keywords : Coverage  

This Articles is written/submitted by ankitgopani (Ankit Gopawani). You can also contribute to Asicguru.com. Click here to start

Prev << Do not rely on illegal_bins

Next >> Sr Design Engineer

Sign In
Login with :-
| | |  
  • Bookmark